WEST Refine Search Page 1 of 2

Refine Search

Search Results -

Term	Documents
(30 AND 6).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	81
(L30 AND L6).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	81

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

Database:

.31			Refine Search
	Recall Text 👄	Clear	Interrupt

Search History

DATE: Monday, October 24, 2005 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	Set Name result set
DB = 1	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L31</u>	L30 and 16	81	<u>L31</u>
<u>L30</u>	L25 and branch\$5 near6 (predict\$5 or guess\$3 or speculat\$5)	128	<u>L30</u>
<u>L29</u>	L25 and 16	147	<u>L29</u>
<u>L28</u>	L25 and 17	9	<u>L28</u>
<u>L27</u>	L25 and 18	0	<u>L27</u>
<u>L26</u>	L25 and 15	0	<u>L26</u>
<u>L25</u>	hardware near8 (multi or plur\$7 or two or second or multipl\$7) near5 thread\$3	612	<u>L25</u>
<u>L24</u>	(thread\$3 or multi near1 thread\$3) and 11	0	<u>L24</u>
<u>L23</u>	L1 and (machine\$1 or assembl\$4 or compil\$7or link\$5)	1	<u>L23</u>
<u>L22</u>	L1 and assembl\$4	0	<u>L22</u>
<u>L21</u>	L18 and 18	12	<u>L21</u>
	·		

<u>L20</u>	L18 and 17	2	<u>L20</u>
<u>L19</u>	L18 and 16	36	<u>L19</u>
<u>L18</u>	L17 and 15	40	<u>L18</u>
<u>L17</u>	(token\$1 or value\$1 or field\$1 or flag\$1 or bit\$ or specif\$5) near8 branch\$5 near6 (predict\$5 or guess\$3 or speculat\$5)	1464	<u>L17</u>
<u>L16</u>	15 and 13	2	<u>L16</u>
<u>L15</u>	15 and 12	2	<u>L15</u>
DB=	PGPB,USPT; PLUR=YES; OP=OR		
<u>L14</u>	12 and 18	4	<u>L14</u>
<u>L13</u>	12 and 17	2	<u>L13</u>
<u>L12</u>	12 and 16	17	<u>L12</u>
<u>L11</u>	15 and 18	17	<u>L11</u>
<u>L10</u>	15 and 17	9	<u>L10</u>
<u>L9</u>	15 and 16	92	<u>L9</u>
<u>L8</u>	(712/239)[CCLS]	421	<u>L8</u>
<u>L7</u>	(712/208-213, 233-240)![CCLS]	1366	<u>L7</u>
<u>L6</u>	(712/2-300)[CCLS]	11496	<u>L6</u>
DB=1	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L5</u>	(number) near8 instruction\$1 near8 (after or subsequent\$2 or sequnc\$3 or target) near8 branch\$3 near8 execut\$5	162	<u>L5</u>
<u>L4</u>	L3 not 12	4	<u>L4</u>
<u>L3</u>	(token\$1 or value\$1 or field\$1 or flag\$1 or bit\$ or specif\$5) near8 branch\$5 near6 guess\$3	28	<u>L3</u>
<u>L2</u>	(token\$1 or value\$1 or field\$1 or flag\$1 or bit\$) near8 branch\$5 near6 guess\$3	24	<u>L2</u>
DB=0	USPT; PLUR=YES; OP=OR		
<u>L1</u>	5724563.pn.	1	<u>L1</u>

END OF SEARCH HISTORY



Home | Legin | Legist | Access information | Alc

Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Your search r	natched 20 of 1250969 document	S.	ct*) and number <near 5=""> Instruction*)" ☑ e-irrai d by Relevance in Descending order.</near>
» Search Opti	ons	Modify	r Search
View Session	History	((branc	ch* <near 15=""> (speculat*, guess*, predict*) and number <near 5=""> instruction</near></near>
New Search			Check to search only within this results set
» Key		Displa	y Format: Citation Citation & Abstract
ieee jnl	IEEE Journal or Magazine	Seiect	Article information
IIII JNL	IEE Journal or Magazine		
ieee Cnf	IEEE Conference Proceeding		1. Reducing the branch penalty in pipelined processors
IEE CNF	IEE Conference Proceeding		Lalja, D. J.; Computer
IEEE STO	IEEE Standard		Volume 21, Issue 7, July 1988 Page(s):47 - 55 Digital Object Identifier 10.1109/2.68
			AbstractPlus Full Text: PDF(780 KB) IREE JNL
		D	 SPARC64: a 64-b 64-active-instruction out-of-order-execution MCM processor Williams, T.; Patkar, N.; Shen, G.; Solid-State Circuits, IEEE Journal of Volume 30, Issue 11, Nov. 1995 Page(s):1215 - 1226 Digital Object Identifier 10.1109/4.475709
			AbstractPlus Full Text: PDF(1656 KB) IEEE JAL
			3. Control flow prediction schemes for wide-issue superscalar processors Dutta, S.; Franklin, M.; Parallel and Distributed Systems, IEEE Transactions on Volume 10, Issue 4, April 1999 Page(s):346 - 359 Digital Object Identifier 10.1109/71.762815
			AbstractPlus References Full Text: PDF(716 KB) : EE분 JNL
			4. Out-of-order commit processors Cristal, A.; Ortega, D.; Llosa, J.; Valero, M.; High Performance Computer Architecture, 2004. HPCA-10. Proceedings. 10th International Symp 14-18 Feb. 2004 Page(s):48 - 59 Digital Object Identifier 10.1109/HPCA.2004.10008 AbstractPlus Full Text: PDE(320 KB)
			 FSEL - selective predicated execution for a configurable DSP core Panis, C.; Hirnschrott, U.; Krall, A.; Laure, G.; Lazian, W.; Nurmi, J.; VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on 19-20 Feb. 2004 Page(s):317 - 320
			AbstractPlus Full Text: PDE(241 KB) ###### CNF
			6. Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simul Haskins, J.W., Jr.; Skadron, K.;

Performance Analysis of Systems and Software, 2003. ISPASS. 2003 IEEE International Symposis

6-8 March 2003 Page(s):195 - 203 AbstractPlus | Full Text: PDF(688 KB) IEEE CNF 7. Branch classification to control instruction fetch in simultaneous multithreaded architecture Knijnenburg, P.M.W.; Ramirez, A.; Latorre, F.; Larriba, J.; Valero, M.; Innovative Architecture for Future Generation High-Performance Processors and Systems, 2002. Ir on 10-11 Jan. 2002 Page(s):67 - 76 Digital Object Identifier 10.1109/IWIA.2002.1035020 AbstractPlus | Full Text: PDF(363 KB) | III EE CNF 8. Execution-based prediction using speculative slices Zilles, C.: Sohi, G.: Computer Architecture, 2001. Proceedings. 28th Annual International Symposium on 30 June-4 July 2001 Page(s):2 - 13 Digital Object Identifier 10.1109/ISCA.2001.937426 AbstractPlus | Full Text: PDF(164 KB) INESE CNF 9. Two cache lines prediction for a wide-issue micro-architecture Shu-Lin Hwang; Feipei Lai; Computer Systems Architecture Conference, 2001. ACSAC 2001. Proceedings. 6th Australasian 29-30 Jan. 2001 Page(s):71 - 79 Digital Object Identifier 10.1109/ACAC.2001.903361 AbstractPlus | Full Text: PDF(1032 KB) IIIEE CNF 10. Instruction flow-based front-end throttling for power-aware high-performance processors Baniasadi, A.; Moshovos, A.; Low Power Electronics and Design, International Symposium on, 2001. 6-7 Aug. 2001 Page(s):16 - 21 Digital Object Identifier 10.1109/LPE.2001.945365 AbstractPlus | Full Text: PDE(524 KB) III EIE CNF 11. Prediction and speculation techniques in ILP Mitrevski, P.; Gusev, M.; Misev, A.; Information Technology Interfaces, 2000. ITI 2000. Proceedings of the 22nd International Conferen 13-16 June 2000 Page(s):67 - 72 AbstractPlus | Full Text: PDE(544 KB) (SIBIE CNF) 12. Caching and predicting branch sequences for improved fetch effectiveness Onder, S.; Jun Xu; Gupta, R.; Parallel Architectures and Compilation Techniques, 1999. Proceedings. 1999 International Confere 12-16 Oct. 1999 Page(s):294 - 302 Digital Object Identifier 10.1109/PACT.1999.807575 AbstractPlus | Full Text: PDF(244 KB) ISSE CNF 13. Improving trace cache effectiveness with branch promotion and trace packing Patel, S.J.; Evers, M.; Patt, Y.N.; Computer Architecture, 1998. Proceedings. The 25th Annual International Symposium on 27 June-1 July 1998 Page(s):262 - 271 Digital Object Identifier 10.1109/ISCA.1998.694786 AbstractPlus | Full Text: PDF(92 KB) REEE CNF 14. Control flow prediction with unbalanced tree-like subgraphs Toone, B.R.; Franklin, M.; High Performance Computing, 1998. HIPC '98. 5th International Conference On 17-20 Dec. 1998 Page(s):221 - 227

Digital Object Identifier 10.1109/HIPC.1998.737992

AbstractPlus | Full Text: PDE(212 KB) ISEE CNF

15. Operating system impact on trace-driven simulation Casmira, J.; Fraser, J.; Kaeli, D.; Meleis, W.; Simulation Symposium, 1998. Proceedings. 31st Annual 5-9 April 1998 Page(s):76 - 82

Digital Object Identifier 10.1109/SIMSYM.1998.668444

AbstractPlus | Full Text: PDF(160 KB) IEEE CNF

16. A study of tree-based control flow prediction schemes

Cyril, B.; Franklin, M.;

High Performance Computing, 1997. Proceedings. Fourth International Conference on

18-21 Dec. 1997 Page(s):28 - 33

Digital Object Identifier 10.1109/HIPC.1997.634465

AbstractPlus | Full Text: PDF(516 KB) IEEE CNF

17. Control flow prediction with tree-like subgraphs for superscalar processors

Dutta, S.; Franklin, M.;

Microarchitecture, 1995. Proceedings of the 28th Annual International Symposium on

29 Nov.-1 Dec. 1995 Page(s):258 - 263

Digital Object Identifier 10.1109/MICRO.1995.476834

AbstractPlus | Full Text: PDF(560 KB) ISEE CNF

18. Control flow prediction for dynamic iLP processors

Pnevmatikatos, D.N.; Franklin, M.; Sohi, G.S.;

Microarchitecture, 1993. Proceedings of the 26th Annual International Symposium on

1-3 Dec. 1993 Page(s):153 - 163

Digital Object Identifier 10.1109/MICRO.1993.282747

AbstractPlus | Full Text: PDF(988 KB) INEE CNE

19. The effect of speculative execution on cache performance

Pierce, J.; Mudge, T.;

Parallel Processing Symposium, 1994. Proceedings., Eighth International

26-29 April 1994 Page(s):172 - 179

Digital Object Identifier 10.1109/IPPS.1994.288304

AbstractPlus | Full Text: PDF(676 KB) ##### CNF

20. Guarded execution and branch prediction in dynamic iLP processors

Pnevmatikatos, D.N.; Sohi, G.S.;

Computer Architecture, 1994. Proceedings the 21st Annual International Symposium on

18-21 April 1994 Page(s):120 - 129

Digital Object Identifier 10.1109/ISCA.1994.288156

AbstractPlus | Full Text: PDF(924 KB) HEEE CNF

Help Contact Us Privac

© Copyright 2005 (€

indexed by # inspec